PCIe Gen 5 Controller IP Core Next-generation 32 GT/s controller with PAM4 signaling and x1–x16 lane configurations. Tailored for any FPGA platform or custom ASIC on your preferred fab and technology node.