Uploaded on Dec 16, 2022
Interlaken IP Subsystem High speed chip-to-chip interface protocol with scalable bandwidth, low latency and reliable data transfer over serial links. The latest generation supports up to 1.2Tbps bandwidth with support for NRZ and PAM4 serial links.
Interlaken IP Subsystem-High speed chip-to-chip interface protocol
Interlaken IP Subsystem • Interlaken IP Subsystem High speed chip-to-chip interface protocol with scalable bandwidth, low latency and reliable data transfer over serial links. • The latest generation supports up to 1.2Tbps bandwidth with support for NRZ and PAM4 serial links. Interlaken FEC(ILKN FEC) High Level Features : • Supports 112G PAM4 SerDes • Supports Interlaken protocol and Ethernet protocol • Supports RS(544,514) • Supports configurable alignment marker (AM) https://openfive.com/interlaken-ip-subsystems/ Interlaken Controller • Interlaken IP is used by many applications including NPU, traffic management and switch fabrics. • Open-Silicon, a SiFive company, was a founding member of the Interlaken Alliance and supports silicon-proven Interlaken IP with over 75+ tier 1 customers on various technology and process nodes. https://openfive.com/interlaken-ip-subsystems/ High Level Features • SOC Micro-architecture • RTL Design and Synthesis • Supports SerDes from 3.125Gbps to 112Gbps • Supports up to 64K channels • Supports Interlaken Look Aside protocol • Supports flow control (in band and out of band) • Supports bifurcation & aggregation with multi-core configuration • Supports flexible user interface options https://openfive.com/interlaken-ip-subsystems/ Interlaken IP core-AI/ML chip clusters • Extending on the 8th generation of its Interlaken IP core, SiFive now introduces low latency version of the Chip-to-Chip and Die-to-Die connectivity Interlaken IP used across many applications. • Cutting edge technologies such as High Performance Computing (HPC) clusters, AI/ML chip clusters, IoT edge devices, networking, and switching fabrics are demanding high throughput data transfer from one chip to another at very low latency. • Interlaken-LL includes a validation platform supporting up to 256Gbps. https://openfive.com/interlaken-ip-subsystems/ Please do visit my website for in-depth information. Website: https://openfive.com/interlaken-ip-subsystems/
Comments